Abstract-This paper proposes new lossless passive soft switching methods for inverters developed from a synthesis procedure applicable to all PWM converters. The lossless passive soft-switching converter properties and synthesis procedure are described and extended here for inverters. 
I. INTRODUCTION
Soft switching of PWM converters lowers switching losses allowing higher frequency operation and reduced electromagnetic interference (EMI). A higher switching frequency is advantageous because it enables size reduction of the magnetic components and increases the system bandwidth. Overall, these features increase the power density of the converter and improve dynamic performance. For PWM converters, soft switching can be broadly classified into two groups: passive soft switching and active soft switching. Passive soft switching is performed with passive components (i.e. L, C, R, and D) only, where active soft switching incorporates additional switches to achieve the result. Although active methods have received a lot of attention in recent years, passive soft switching has been given renewed notice as a better price/performance ratio alternative to their active counterparts [2, 3] . Of the switching loss mechanisms (voltage and current overlap, diode reverse recovery, and the internal switch capacitance dissipated at turn-on), passive soft switching methods lower all the losses except the internal capacitance loss. Historically, these passive soft switching methods have been lossy, dissipating the recovered energy in resisters [4] , however recently, many lossless and partially lossless techniques have been proposed [2, [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] .
The two necessary components that must be added to the circuit to achieve passive zero-current turn on and zerovoltage turn off are a small inductor and capacitor. The inductor provides zero-current turn on of the active switches and limits the reverse recovery of the diodes while the capacitor provides zero-voltage turn off of the active switches. Typically, an inductor and capacitor have been place in series and parallel with each active switch. However, many other locations are possible and may yield lower component count, simplify the circuit, and improve performance.
Furthermore, the additional circuitry accompanying the capacitor and inductor are used to losslessly recover their energy to either the load or the input. There are many different proposed circuits to accomplish this. However, general topological and electrical properties can be derived that describe all possible circuits. By defining these topological and electrical properties, new passive soft switching circuits can be synthesized.
This paper proposes new lossless passive soft switching methods for inverters developed from a synthesis procedure applicable to all PWM converters. The lossless passive softswitching properties and synthesis procedure derived in [1] is described and extended here for inverters in Section II. The synthesis procedure uses the properties to find all possible locations of the capacitor and inductor added to achieve soft switching. Then a set of circuit cells is constructed that can easily attach to the converter to recover the energy stored in these elements. Promising half-bridge and full-bridge softswitching inverter examples are shown from the synthesis results. The voltage stress across the main switches can be easily maintained below 125% of V bus . No transformers are used for energy recovery, eliminating their associated diode stress and leakage inductance problems. The soft turn-on full bridge contains only six components, half the components of a previously proposed soft turn-on circuit [17] . The soft turnon/turn-off half-bridge contains 12 components, less than the lossless inverter proposed in [11] . The theoretical waveforms and analysis of the soft switching full-bridge are described in Sections III and IV and an experimental example of a soft turn-on full-bridge circuit is shown in Section V. A conclusion is given in Section VI.
II. PROPERTIES AND SYNTHESIS OF LOSSLESS PASSIVE SOFT SWITCHING INVERTERS
Properties of lossless soft switching converters were derived in [1] where complete descriptions and examples are given applicable to all PWM converters. The properties below are labeled identically with [1] . However, properties 1, and 8 from [1] are not shown here because they do not apply to inverters.
A. Definitions of Lossless Passive Soft-Switching PWM Converters.
The definitions below first list the components that describe the hard-switched PWM converter and then follow with additional components that are added to allow lossless passive soft switching.
Hard switched PWM converter:
Passive elements for lossless soft switching:
Lr provide zero-current turn on of active switches S. Reference [1] also derives a special case of property 4 where more than one management loop can be used. The VSD for property 4 may be a relatively "stiff" voltage device where the voltage does not change much from cycle to cycle. In the past, for inverter systems, this VSD is most often realized by a forward transformer coupling [9] [10] [11] [12] [13] [14] [15] [16] [17] as conceptually shown in Fig. 1a . One magnetic core can be saved by coupling directly to the ZCL inductor as mentioned in [4] . Although the ZCL energy is transferred directly to the bus voltage, it has several drawbacks. Using this transformer coupling in an inverter, the ideal voltage stress across the switch and diode are as follows:
Equation (1) shows that to maintain a reasonable voltage stress across the main switch at turn off (i.e. 1.25V bus ) the diode D s2 will have a voltage stress larger than 5V bus when the switch is turned back on. This stress can be cut in half by increasing the circuit complexity [16, 17] . Furthermore, the transformer's leakage inductance can cause large voltage spikes when the switch is turned off. Therefore, all proposed circuits also use some additional voltage clamping action (either lossy or lossless) to control this leakage inductance energy. An alternative realization of the VSD, which significantly reduces the circuit component count and diode voltage stress, is to use a relatively large capacitor as shown in Fig. 1b. The energy in the capacitor is accumulated from the management of the ZCL energy. It is recovered by inserting a second inductor and diode so that an L-C-D circuit is in parallel with the active switch. With this arrangement, when the active switch is conducting the capacitor is transferring the energy to the inductor as shown in Fig. 1b with the energy path. When the active switch turns off the inductor will transfer this energy to the input source. The voltage of the capacitor will adjust automatically so that at steady state the energy flowing into the capacitor equals the energy flowing out of the capacitor. In this case, the diodes have the same voltage stress as the main switch (V bus + V cs for an inverter).
D. Zero-Voltage Turn Off of Active Switches
Capacitors may be used to turn off the main switches with zero voltage, called zero-voltage capacitors (ZVC)s. These can substantially reduce the turn-off loss of slower devices such as IGBTs. 
E. Synthesis of Lossless Passive Soft Switching Inverters
The properties listed above allow the synthesis of lossless passive soft switching inverters. The synthesis process was described in [1] for DC/DC converters. It is extended here for voltage source inverters. Circuits realized with different locations of the ZCL, and the ZVC subcircuit, are described as the basic soft-switching topologies for a given hardswitched converter. All new and previously proposed lossless passive soft-switching PWM converters can be described by one of these basic soft-switching topologies. Often, several proposed circuits have used the same basic soft-switching topology. What makes the circuits different from one another is the passive elements added to recover and manage the energy trapped in the ZCL and ZVC. The number of additional components and their interconnections are virtually limitless. However, by using selected circuit cells presented in [1] with each basic soft-switching topology a lossless softswitching inverter can be found. The steps in the synthesis procedure are as follows:
Step The element intersection of the loop sets results in {V s }. Only one inductor is needed to provide zero-current turn on of all switches and there are two placements of this inductor as shown in Table 1 . Similarly, the half-bridge inverter requires only one inductor and its six locations are also shown in Table 1 .
Step is as follows:
2c. The total number of ZVC subcircuit combinations for a given inductor location is as follows:
Inserting one ZLC and ZVC subcircuit combination into a hard-switched topology make up one basic soft-switching topology. Together, all of the ZLC and ZVC subcircuit locations form all possible basic soft-switching topologies. Table 1 shows the number of ZVC subcircuit locations for each inductor location. For example, with the ZCL in location L1 of the full-bridge, the possible number of ZVC subcircuit combinations is 4, listed as L1-4. These combinations can be seen in Fig. 2 . Switches S 1 and S 3 each have one possible ZVC subcircuit location, CS1 and CS3 respectively. Switches S 2 and S 4 each have two locations, CS2a,b and CS4a,b. Using (3) obtains the four combinations of ZVC subcircuits that can be used when the inductor is in location L1. From table 1, using one ZCL, there are a total of 32 basic soft-switching topologies for the half-bridge inverter and 8 basic soft-switching topologies for the full-bridge inverter.
Step 3: For each basic soft-switching topology match one or more circuit cells to the ZCL and ZVC subcircuit locations to ensure the rest of the topological and electrical properties are satisfied. Once a basic soft-switching topology is identified, circuit cells shown in [1] are used to provide the additional circuitry to control the inductor energy (property 4) and reset the ZVC (property 5). For hard switched converters with no passive switches (i.e. diodes), only circuit cells V, and VI from [1] need to be used and are displayed for convenience in Fig 3. For these two cells, Cs is a relatively large capacitor, which stores the inductor Lr and capacitor Cr energy from cycle to cycle. Elements Cr, Cs, and Ds2 comprise the ZVC subcircuit for switch S. Ls is relatively large and transfers the energy in Cs to a subset of (C È Vs). The cells in Fig 3 become just turn-on snubbers by removing the capacitor Cr and a diode D s1 . They also become just turn-off snubbers by not placing inductor Lr into a loop satisfying property 2.
An example of this synthesis procedure is shown in Fig. 4 for the full-bridge inverter with the ZCL placed in location L1. Fig. 4a shows the chosen starting basic soft-switching full-bridge topology. The circuit cell in Fig. 3a is then used to create the soft switching inverter shown in Fig. 4b . This inverter will provide soft turn on and turn off of all switches, and maintains lossless operation, but it has many components. Fortunately, many repeatable functions can be combined with one set of components, allowing the design to be simplified to Fig. 4c .
Figs. 5 and 6 shows several promising synthesis examples for a full-bridge and half-bridge inverter respectively. Each inverter has an extra winding on the Ls1 core and the half bridge has two Cs capacitors that are used to maintain the Cs voltage below 25% of V bus . Also shown in Figs. 5b and 6b are just the turn-on snubber versions of the circuits. To the authors' knowledge, these are the first proposed lossless passive snubber inverters that do not use transformer coupling to realize the VSD. Reference [10] shows a dissipative snubber that also does not use a transformer. Furthermore, for the half-bridge inverter, the voltage stress across all diodes is the same or less than the main switches (V bus +V cs ). This is the same for the full-bridge inverter when L s1 and L s2 are on separate cores. However, when using one core with the full-bridge inverter, the diodes in series with L s1 and L s2 (D s5 and D s6 in Fig. 5a ) can reach (2V bus ). The full-bridge turn-on snubber contains only six components, The halfbridge turn-on/turn-off snubber contains 12 components.
III. OPERATION OF THE EXAMPLE LOSSLESS PASSIVE FULL-BRIDGE INVERTER
In this section, the operation of the example passive soft switching full-bridge inverter from Fig. 5a will be detailed. The operation of soft turn-on full bridge, Fig. 5b , and the half-bridge inverters shown in Figs. 6a and 6b are very similar and understanding should not be difficult once Fig. 5a is understood. As discussed in the last section, L r provides zero-current turn on of all switches and C r1 and C r2 provide zero-voltage turn off of switches S 1 , S 2 , and S 3 , S 4 respectively. C s is the VSD that controls the ZCL and ZVC energy. The inductors L s1 and L s2 share the same magnetic core and are much larger than L r . They are used to transfer the energy in C s to the bus supply. The operation will be described with the load current in the direction shown and the duty ratio, D, defined for the on time of switches S 1 and S 4 . Operation for the opposite current direction has symmetrical characteristics.
Stage 1 (t o -t 1 ):
At time t o , switches S 1 and S 4 are on and will be conducting the load current direction shown in Fig. 7a . The energy in C s is being partially transferred to L s1 through switch S 1 with the current in L s1 defined as: 
This current adds to the switch S1 current giving 
At time t 2 , V Cr1 = V bus and V Cr2 = -V cs and the anti-parallel diodes of S 2 and S 3 start conducting. The off voltages of S 1 and S 4 is clamped to V bus +V Cs .
Stage 3 (t 2 -t 4 ):
The load current and i Ls1 path is shown in Fig. 7c where C s is being charged. The energy in L S1 transfers to the input supply and C s controls the ZCL current until it reaches -I o . At time t 3 
The energy transferred to the capacitor during this stage is ( ) Fig. 7d shows the current conduction paths. The energy in Cs is being partially transferred to Ls2 whose current during this stage is defined by
Stage 4 (t 4 -t 5 ):
This current subtracts from the load current though the antiparallel diode of S3:
The approximate energy flowing out of the capacitor during this stage and stage 1 is found by assuming L s1 and L s2 are not coupled and are equal. The energy flowing out is the sum of 
Equation (12) assumes that the current in L r splits equally between paths S 1 -S 2 and S 3 -S 4 as shown in Fig. 7e . The current L r will ramp up until it reaches I o at time t 6 and antiparallel diodes of S 2 and S 3 will start to recover. In addition, during this stage both L s1 and L s2 are conducting. 
By designing L s1 and L s2 coupling so that L Lkg is much greater than L r , and because V cs is much smaller than V bus it will have little effect and can be neglected. At time t 7 the diodes recover and the stage ends.
Stage 6 (t 7 -t 0 ):
Once the anti-parallel diodes of S 2 and S 3 recover at t 7 , capacitors C r1 and C r2 will resonant with L r until their voltages are reset to -V cs and V bus respectively. The current in L s1 will stop and L s2 will transfer its energy to the output. C r1 resonates with L r through D s1 and S 1 . C r2 resonates with L r through C s and D s4 . These two loops are effectively conducting in parallel providing an equivalent resonating frequency and impedance of: The capacitor voltages and inductor L r current during this period are defined as follows:
Once the V cr1 = -V cs and V cr2 = V bus the voltages will be clamped and the added energy in L r will be transferred to C s through D s1,2,3,4 At time t 8, the added energy in L r has completely transferred to C s and the current I Lr equals I o completing the stage. The approximate energy that was transferred into C s from C r1 and C r2 equals The current in L s2 reaches zero at time t 0 and L s1 will start conducting.
IV. ANALYSIS AND DESIGN
The advantage of the proposed soft switching methods for inverters is that they are passive so that no additional switches or control circuitry needs to be used. However, this passive nature means that the operation of the auxiliary circuit is dependent on the main switch operation and load current value. The component values therefore need to be designed to ensure soft switching and minimize the voltage stress across the switches under all circuit states. To summarize the design procedure, L r and C r1,2 are chosen to soften the switch turn on and turn off. L s1,2 are chosen large enough to ensure soft switching over the complete load range but small enough to limit the switch voltage stress below the designed value. C s is relatively large to store energy from cycle to cycle and control the ZCL energy, but small enough to provide soft switching under dynamic conditions.
The design considerations apply to the full-bridge turn-on snubber inverter with current in the direction shown in fig. 7 and duty ratio D for switches S 1 and S 4 . The operation of the half bridge can be similarly derived with little modification. Additionally, the design considerations for an added turn-off snubber are given later.
The operation in the opposite current direction has symmetrical equations and values.
A. Capacitor Cs voltage
The capacitor voltage is dependent on the size of the ZCL and ZVC and the output current level. For the turn-on snubber only, the capacitor voltage can be determined by examining the energy flowing into the capacitor from the ZCL and out of the capacitor by L s1 and L s2 . Equating (8) and (11) 
Here it is assumed that the output current frequency, Fo, is much lower than the switching frequency (i.e. Fs/Fo > 100). Later discussion will focus on the value of C s and what happens at higher output current frequencies.
B. Minimum Capacitor Cs voltage
The capacitor voltage in (16) must be large enough to ensure soft switching over the complete load range. In order for soft switching to be maintained the switch transition period after S 1 and S 4 are turn off, t stp , must be smaller than the off time of the switches.
Otherwise, D s1,2,3,4 will still be conducting when S 1 and S 4 are turned on again and zero-current turn on will no longer be satisfied. Substituting (7) in (17) 
Equation (19) is a very important result. With a proper L s /L r ratio, soft switching is ensured regardless of the load or supply voltage.
D. Maximum Capacitor Cs voltage
The inductor L s2 was added to the synthesized results to create an automatic self-limiting feature on the capacitor C s voltage. This can be seen by assuming L s1 and L s2 are uncoupled, and viewing the recovery circuitry as two interleaved buck-boost converters with Cs as the input source, V bus as the output, and S 1 and S 3 as the switches. Under most conditions, they will operate in discontinuous inductor operation as was assumed with (16) . However, when duty ratio is at either extreme (i.e. small or large), and the capacitor voltage is above a certain value, one of the inductors will enter continuos conduction mode of operation. In this mode, the inductor currents will increase until the capacitor voltage reaches a value so that the inductors are voltage second balanced. This places a maximum capacitor voltage level on the converters:
Therefore, both (20) and (16) 
Where I max is the peak output current.
F. Determining Cs
The analysis assumed that although C s was relatively large, its value was still small enough so that changes in output current would to allow the capacitor voltage to stay above V cs_min . However, this places requirements on the value for C s . What is needed, is to understand how the capacitor voltage will change in a dynamic condition or when the output current frequency increases with respect to the switching frequency. Circuit average modeling as explained in [22] provides a powerful and easy method. Assuming that the switching frequency is still more that 10 times the output current frequency, the average capacitor C s voltage can be approximated from the average capacitor C s current during each switching cycle. 
With I o (t), V cs (t), and D(t) all functions of time. Equation (22) is used to find C s for the worst case condition when I o (t) is in phase with D(t) and its frequency and power are maximized for a given system. Fig. 9 shows the theoretical dynamics of Vcs(t) for a step change in load at an output frequency of 5kHz using the parameters from the 100kHz experimental system. In the figure, V cs (t) is always greater than V cs_min (t) maintaining soft switching.
G. Design with Turn-off snubber
Any soft turn-on full-bridge design that maintains soft switching over the complete operating range will also maintain soft switching with an added turn-off snubber as shown in Fig. 5a . Equation (15) shows that C r1,2 adds a constant amount of energy into C s each switching cycle. Therefore, the only design concerns are the added voltage stress across the main switches and the peak current through the switches when the capacitor is reset. The self-limiting feature of the circuit, even with a large turn-off snubber, still maintains a low C s voltage. Quantitatively, the quasi-static capacitor voltage can be found by equating input and output energy flow of the capacitor (i.e.Win Cs_in1 + Win Cs_in2 = Win Cs_out ) by using (8), (15) , and (11). For higher frequency dynamics, (23) 
The peak switch current at turn on are found from (14) 
V. EXPERIMENTAL RESULTS FOR SOFT TURN-ON FULL-BRIDGE EXAMPLE CIRCUIT
A 500-Watt experimental soft turn-on inverter was built to verify operations. IRFP460 MOSFETs were used as the main switches. Because MOSFETs do not have the current tail characteristic of minority carrier devices, the major losses are caused by the anti-parallel diodes at turn on. For this reason, the turn-off snubber version of the circuit was not used. The system parameters included: F s =100kHz, L r =1.7uH, C s =2uF, L s1 =L s2 = 140uH, and L Lkg = 30uH. ZCL inductor changes polarity and finishes the switch transition period. At turn on, the voltage across the switch can drop well before the current increases, providing zerocurrent turn on. The current spike across the switch is caused by the reverse recovery of S 1 's anti-parallel diode and the charging of its drain to source capacitance. Fig. 11 shows the improved performance the turn-on snubber provides over the hard-switched converter. It maintains more than 2% improvement over a wide power range at an output frequency of 240Hz.
VI. CONCLUSION
Promising lossless soft-switching full-bridge inverters were described that lower switch and diode stress and lower component counts compared to other previously proposed lossless inverters. A similar soft switching half-bridge was also shown. These inverters were examples from the results of a synthesis procedure for the creation of lossless passive soft switching converters. The synthesis procedure uses a set of properties to find all the basic soft switching topologies for a given converter. The basic soft-switching topologies described where the ZCL and ZVC are needed for soft switching. Then, a set of circuit cells is added to recover the energy in the ZCL and ZVC for lossless operation. Using a single ZCL, There are a total of 8 and 32 basic soft-switching topologies for the full-bridge and half-bridge inverters respectively. With the given circuit cells, several softswitching inverters can be realized for each basic softswitching topology. Other circuit cells are also possible, resulting in virtually limitless numbers of lossless passive soft-switching converters that can be created and this paper shows how.
